Skip to main navigation Skip to search Skip to main content

Automatic test pattern Generation and Scan Insertion for Asynchronous Circuits.

  • Efthymiou, Aris (Principal Investigator)

Project Details

StatusFinished
Effective start/end date1/12/05 → 30/11/08

Funding

  • EPSRC: £94,379.00