Projects per year
Abstract
We present the first single photon avalanche
diode (SPAD) device and image sensor realized in a
customized 40nm CMOS front side illuminated (FSI)
technology. The 96×40 array utilizes a global shared well
layout structure with up to 66% fill factor at 8.25μm pitch
and median dark count rate (DCR) less than 70cps at 1V
excess bias. A rising edge to rising edge time gating
technique is demonstrated achieving a minimum time gate
of 360ps FWHM.
diode (SPAD) device and image sensor realized in a
customized 40nm CMOS front side illuminated (FSI)
technology. The 96×40 array utilizes a global shared well
layout structure with up to 66% fill factor at 8.25μm pitch
and median dark count rate (DCR) less than 70cps at 1V
excess bias. A rising edge to rising edge time gating
technique is demonstrated achieving a minimum time gate
of 360ps FWHM.
| Original language | English |
|---|---|
| Number of pages | 4 |
| Publication status | Published - 2 Jun 2017 |
| Event | International Image Sensor Workshop 2017 - Hiroshima, Japan Duration: 30 May 2017 → 2 Jun 2017 |
Workshop
| Workshop | International Image Sensor Workshop 2017 |
|---|---|
| Abbreviated title | IISW 2017 |
| Country/Territory | Japan |
| City | Hiroshima |
| Period | 30/05/17 → 2/06/17 |
Fingerprint
Dive into the research topics of '8.25μm Pitch 66% Fill Factor Global Shared Well SPAD Image Sensor in 40nm CMOS FSI Technology'. Together they form a unique fingerprint.Projects
- 1 Finished
-
Multiplexed 'Touch and Tell' Optical Molecular Sensing and Imaging
Henderson, R. (Principal Investigator)
1/10/13 → 31/03/19
Project: Research
Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver