Skip to main navigation Skip to search Skip to main content

A Coefficient Memory Addressing Scheme for VLSI Implementation of FFT Processors

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Original languageUndefined/Unknown
Title of host publicationIEEE 2002 International Symposium on Circuits and Systems (ISCAS 2002)
Pages4
Number of pages1
Publication statusPublished - 2002

Cite this