Skip to main navigation Skip to search Skip to main content

A Parallel Genetic VLSI Architecture for Combinatorial Real-Time Applications - Disc Scheduling

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Original languageUndefined/Unknown
Title of host publicationFirst IEE/IEEE International Conference on Genetic Algorithms in Engineering Systems: Innovations and Applications
Pages6
Number of pages1
Publication statusPublished - 1995

Cite this