A Reconfigurable 1 GSps to 250 MSps, 7-bit to 9-bit Highly Time-Interleaved Counter ADC with Low Power Comparator Design

S. Danesh, J. E. D. Hurwitz, K. M. Findlater, Robert Henderson, David Renshaw

Research output: Contribution to journalArticlepeer-review

Fingerprint Dive into the research topics of 'A Reconfigurable 1 GSps to 250 MSps, 7-bit to 9-bit Highly Time-Interleaved Counter ADC with Low Power Comparator Design'. Together they form a unique fingerprint.

Engineering & Materials Science