An efficient fault-tolerant VLSI architecture using parallel evolvable hardware technology

E. Stefatos, T. Arslan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Original languageUndefined/Unknown
Title of host publication2004 NASA/DoD Conference on Evolvable Hardware
Pages7
Number of pages1
Publication statusPublished - 2004

Cite this