Projects per year
Abstract
The novel overlay test structure reported in this paper was purposely designed to serve as an application-specific reference material. It features standard frame-in-frame optical overlay targets embedded in electrical test features and fabricated by the same process as the parts being manufactured. Optical overlay is commonly used in process control applications due to its utility for determining the relative positions of features patterned in photoresist. Electrical overlay, although it can only be measured on fully patterned test structures, is the metric of interest. Using this combined optical/electrical overlay test structure, we can derive the relationship between the routinely measured optical overlay and the electrical overlay for any specific combination of process and optical overlay tool.
Original language | English |
---|---|
Title of host publication | 2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, PROCEEDINGS |
Place of Publication | NEW YORK |
Publisher | Institute of Electrical and Electronics Engineers |
Pages | 165-170 |
Number of pages | 6 |
ISBN (Print) | 978-1-4244-0780-4 |
Publication status | Published - 2007 |
Event | IEEE International Conference on Microelectronic Test Structures - Tokyo Duration: 19 Mar 2007 → 22 Mar 2007 |
Conference
Conference | IEEE International Conference on Microelectronic Test Structures |
---|---|
City | Tokyo |
Period | 19/03/07 → 22/03/07 |
Fingerprint
Dive into the research topics of 'Array based test structure for optical-electrical overlay calibration'. Together they form a unique fingerprint.Projects
- 1 Finished
-
Optimisation of sub-100nm copper-interconnect and photoresist tracks for high density IC fabrication metrology
Walton, A. (Principal Investigator)
1/01/05 → 30/06/06
Project: Research