Baseband processor for RF-MIMO WLAN

V. Elvira; J. Ibanez; I. Santamaria; M. Krstić; K. Tittelbach-Helmrich; Z. Stamenković

doi:10.1109/ICECS.2010.5724633

Baseband processor for RF-MIMO WLAN

V. Elvira, J. Ibanez, I. Santamaria, M. Krstić, K. Tittelbach-Helmrich, Z. Stamenković

School of Mathematics

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

The paper describes the architecture, design, implementation, and test of a reconfigurable digital baseband processor for an RF-MIMO WLAN transceiver that performs the signal combining in the analogue domain. Description includes baseband algorithms (the main blocks being MIMO channel estimation and Tx-Rx analog beam forming), their FPGA-based implementation, a baseband PCB, and real-time tests.

Original language	English
Title of host publication	2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010 - Proceedings
Pages	798-801
Number of pages	4
DOIs	https://doi.org/10.1109/ICECS.2010.5724633
Publication status	Published - 1 Dec 2010
Event	2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010 - Athens, Greece Duration: 12 Dec 2010 → 15 Dec 2010

Conference

Conference	2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010
Country	Greece
City	Athens
Period	12/12/10 → 15/12/10

Access to Document

10.1109/ICECS.2010.5724633

Link to publication in Scopus

Fingerprint Dive into the research topics of 'Baseband processor for RF-MIMO WLAN'. Together they form a unique fingerprint.

Cite this

@inproceedings{b6566341499c4b648b1a7451f471041e,

title = "Baseband processor for RF-MIMO WLAN",

abstract = "The paper describes the architecture, design, implementation, and test of a reconfigurable digital baseband processor for an RF-MIMO WLAN transceiver that performs the signal combining in the analogue domain. Description includes baseband algorithms (the main blocks being MIMO channel estimation and Tx-Rx analog beam forming), their FPGA-based implementation, a baseband PCB, and real-time tests.",

author = "V. Elvira and J. Ibanez and I. Santamaria and M. Krsti{\'c} and K. Tittelbach-Helmrich and Z. Stamenkovi{\'c}",

year = "2010",

month = dec,

day = "1",

doi = "10.1109/ICECS.2010.5724633",

language = "English",

isbn = "9781424481576",

pages = "798--801",

booktitle = "2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010 - Proceedings",

note = "2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010 ; Conference date: 12-12-2010 Through 15-12-2010",

}

Elvira, V, Ibanez, J, Santamaria, I, Krstić, M, Tittelbach-Helmrich, K & Stamenković, Z 2010, Baseband processor for RF-MIMO WLAN. in 2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010 - Proceedings., 5724633, pp. 798-801, 2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010, Athens, Greece, 12/12/10. https://doi.org/10.1109/ICECS.2010.5724633

TY - GEN

T1 - Baseband processor for RF-MIMO WLAN

AU - Elvira, V.

AU - Ibanez, J.

AU - Santamaria, I.

AU - Krstić, M.

AU - Tittelbach-Helmrich, K.

AU - Stamenković, Z.

PY - 2010/12/1

Y1 - 2010/12/1

N2 - The paper describes the architecture, design, implementation, and test of a reconfigurable digital baseband processor for an RF-MIMO WLAN transceiver that performs the signal combining in the analogue domain. Description includes baseband algorithms (the main blocks being MIMO channel estimation and Tx-Rx analog beam forming), their FPGA-based implementation, a baseband PCB, and real-time tests.

AB - The paper describes the architecture, design, implementation, and test of a reconfigurable digital baseband processor for an RF-MIMO WLAN transceiver that performs the signal combining in the analogue domain. Description includes baseband algorithms (the main blocks being MIMO channel estimation and Tx-Rx analog beam forming), their FPGA-based implementation, a baseband PCB, and real-time tests.

UR - http://www.scopus.com/inward/record.url?scp=79953080773&partnerID=8YFLogxK

U2 - 10.1109/ICECS.2010.5724633

DO - 10.1109/ICECS.2010.5724633

M3 - Conference contribution

AN - SCOPUS:79953080773

SN - 9781424481576

SP - 798

EP - 801

BT - 2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010 - Proceedings

T2 - 2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010

Y2 - 12 December 2010 through 15 December 2010

ER -