Abstract
GPUs are often limited by the off-chip memory bandwidth. With the advent of general-purpose computing on GPUs, cache hierarchy has been introduced to filter the bandwidth demand to the off-chip memory. However, the cache hierarchy presents its own bandwidth limitations in sustaining such high levels of memory traffic. In this work, we characterize the bandwidth bottleneck in GPUs present across the memory hierarchy for general-purpose applications. We show that the improvement in performance achieved by mitigating the bandwidth bottleneck in the cache hierarchy can exceed the speedup obtained by a memory system with a baseline cache hierarchy and high bandwidth off-chip memory. We also show that addressing the bandwidth bottleneck in isolation at specific levels can be sub-optimal and can even be counter-productive. Therefore, we show that it is imperative to resolve the bandwidth bottleneck synergistically across different levels of the memory hierarchy.
Original language | English |
---|---|
Title of host publication | 2016 IEEE International Symposium on Workload Characterization (IISWC) |
Place of Publication | Providence, RI, USA |
Publisher | Institute of Electrical and Electronics Engineers |
Pages | 1-2 |
Number of pages | 2 |
ISBN (Electronic) | 978-1-5090-3896-1 |
ISBN (Print) | 978-1-5090-3897-8 |
DOIs | |
Publication status | Published - 10 Oct 2016 |
Event | 2016 IEEE International Symposium on Workload Characterization - Providence, United States Duration: 25 Sept 2016 → 27 Sept 2016 http://www.iiswc.org/iiswc2016/ |
Conference
Conference | 2016 IEEE International Symposium on Workload Characterization |
---|---|
Abbreviated title | IISWC 2016 |
Country/Territory | United States |
City | Providence |
Period | 25/09/16 → 27/09/16 |
Internet address |
Fingerprint
Dive into the research topics of 'Characterizing memory bottlenecks in GPGPU workloads'. Together they form a unique fingerprint.Profiles
-
Nigel Topham
- School of Informatics - Chair of Computer Systems
- Institute for Computing Systems Architecture
- Computer Systems
Person: Academic: Research Active