Delay Handling Method in Dominant Pole Placement Based PID Controller Design

Saptarshi Das, Kaushik Halder, Amitava Gupta

Research output: Contribution to journalArticlepeer-review

Abstract

Time delay handling is a major challenge in dominant pole placement design due to variable number of poles and zeros arising from the approximation of the delay term. This paper proposes a new theory for continuous time PID controller design using a dominant pole placement method mapped on to the discrete time domain with an appropriate choice of the sampling time to convert the delays in to finite number of poles. The method is developed to handle linear systems, represented by second-order plus time delay (SOPTD) transfer function models. The proposed method does not contain finite-term approximations such as various orders of Pade, for handling the time delays, which may affect the number and orientation of the resulting poles/zeros. Effectiveness of the proposed method have been shown using numerical simulations on nine SOPTD test-bench processes and another six challenging processes including single, double integrators, and process with zero damping.
Original languageEnglish
Pages (from-to)980-991
Number of pages12
JournalIEEE Transactions on Industrial Informatics
Volume16
Issue number2
Early online date22 May 2019
DOIs
Publication statusPublished - 1 Feb 2020

Keywords / Materials (for Non-textual outputs)

  • Dominant pole placement
  • Euler’s discretization
  • PID controller
  • pole-zero matching
  • second-order plus time delay (SOPTD) process

Fingerprint

Dive into the research topics of 'Delay Handling Method in Dominant Pole Placement Based PID Controller Design'. Together they form a unique fingerprint.

Cite this