Design Flow for Hybrid CMOS/Memristor Systems - Part II: Circuit Schematics and Layout

Sachin Maheshwari*, Spyros Stathopoulos, Jiaqi Wang, Alexander Serb, Yihan Pan, Andrea Mifsud, Lieuwe B. Leene, Jiawei Shen, Christos Papavassiliou, Timothy G. Constandinou, Themistoklis Prodromakis

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

Abstract / Description of output

The capability of in-memory computation, reconfigurability, low power operation as well as multistate operation of the memristive device deems them a suitable candidate for designing electronic circuits with a broad range of applications. Besides, the integrability of memristor with CMOS enables it to use in logic circuits too. In this work, we demonstrate with examples the design flow for memristor-based electronics, after the custom memristor model already being integrated and validated into our chosen Computer-Aided Design (CAD) tool to performing layout-versus-schematic and post-layout checks including the memristive device. We envisage that this step-by-step guide to introducing memristor into the standard integrated circuit design flow will be a useful reference document for both device developers who wish to benchmark their technologies and circuit designers who wish to experiment with memristive-enhanced systems.

Original languageEnglish
Pages (from-to)4876-4888
Number of pages13
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume68
Issue number12
Early online date2 Nov 2021
DOIs
Publication statusPublished - 1 Dec 2021

Keywords / Materials (for Non-textual outputs)

  • CAD tool
  • circuit design
  • hybrid CMOS/memristor
  • in-memory computation
  • low-power
  • RRAM

Fingerprint

Dive into the research topics of 'Design Flow for Hybrid CMOS/Memristor Systems - Part II: Circuit Schematics and Layout'. Together they form a unique fingerprint.

Cite this