Designing a Storage Software Stack for Accelerators

Shinichi Awamoto, Erich Focht, Michio Honda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Although modern accelerator devices, such as vector engines and SmartNICs, are equipped with general purpose CPUs, access to the storage needs the mediation of the host kernel and CPUs, resulting in latency and throughput penalties. In this paper, we explore the case for direct storage access inside the accelerator applications, and discuss the problem, design options and benefits of this architecture. We demonstrate that our architecture can improve throughputs of LevelDB by 12–89%, and reduce the execution time by 33–46 % in a bioinformatics application in comparison to the baseline where the host system mediates the storage accesses.
Original languageEnglish
Title of host publicationProceedings of the 12th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 20)
PublisherUSENIX Association
Number of pages7
Publication statusPublished - 13 Jul 2020
Event12th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 20) - virtual
Duration: 13 Jul 202014 Jul 2020
https://www.usenix.org/conference/hotstorage20

Workshop

Workshop12th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 20)
Period13/07/2014/07/20
Internet address

Fingerprint Dive into the research topics of 'Designing a Storage Software Stack for Accelerators'. Together they form a unique fingerprint.

Cite this