Abstract
The emerging Non-Volatile Memory (NVM) technologies offer a good combination of high density and near-zero leakage power, becoming the strongest candidate in the memory hierarchy including caches. However, the weak write endurance of these memories creates a bottleneck towards their employment in the cache hierarchy. This weak endurance shows its effects due to the write variations introduced by the applications and the existing cache management policies. Such variations result in early breakdown of the NVM cells reducing the effective lifetime of the NVM memory component. This paper proposes a technique to mitigate intra-set write variation, i.e. write variations occurring within the cache set. Our policy divides the cache logically into multiple equal-sized modules. During execution, the writes are distributed uniformly across different ways of the different modules within the set. Experimental results using full system simulation show that the proposed technique reduces the intra-set write variation significantly over the baseline and the existing techniques.
Original language | English |
---|---|
Title of host publication | Proceedings of the 2019 on Great Lakes Symposium on VLSI |
Place of Publication | New York, NY, USA |
Publisher | ACM Association for Computing Machinery |
Pages | 213–218 |
Number of pages | 6 |
ISBN (Print) | 9781450362528 |
DOIs | |
Publication status | Published - 13 May 2019 |
Event | 29th ACM Great Lakes Symposium on VLSI - Washington D.C., United States Duration: 9 May 2019 → 11 May 2019 Conference number: 29 https://www.glsvlsi.org/archive/glsvlsi19/index.html |
Publication series
Name | GLSVLSI '19 |
---|---|
Publisher | Association for Computing Machinery |
ISSN (Print) | 1066-1395 |
Conference
Conference | 29th ACM Great Lakes Symposium on VLSI |
---|---|
Abbreviated title | GLSVLSI 2019 |
Country/Territory | United States |
City | Washington D.C. |
Period | 9/05/19 → 11/05/19 |
Internet address |
Keywords / Materials (for Non-textual outputs)
- stt-ram
- lifetime
- write variation
- non-volatile memories