Projects per year
Abstract / Description of output
Byte-addressable storage class memory (SCM) is an upcoming technology that will transform the memory and storage hierarchy of HPC systems by dramatically reducing the latency gap between DRAM and persistent storage. In this paper, we discuss general SCM characteristics, including the different hardware configurations and data access mechanisms SCM is likely to provide. We outline the performance challenges I/O requirements place on traditional scientific workflows and present how data access through SCM can have a beneficial impact on the performance of such workflows, in particular those with large scale data dependencies. We describe the system software components that are required to enabled workflow and data aware resource allocation scheduling in order to optimise both system throughput and time to solution for individual applications; these include a data scheduler and data movers. We also present an illustration of the performance improvement potential of the technology, based on initial workflow performance benchmarks with I/O dependencies.
Original language | English |
---|---|
Pages (from-to) | 79-94 |
Number of pages | 16 |
Journal | Supercomputing Frontiers and Innovations |
Volume | 5 |
Issue number | 1 |
DOIs | |
Publication status | Published - 30 Apr 2018 |
Fingerprint
Dive into the research topics of 'Exploiting the Performance Benefits of Storage Class Memory for HPC and HPDA Workflows'. Together they form a unique fingerprint.Projects
- 1 Finished
Profiles
-
Mark Parsons
- Computer Systems
- Edinburgh Parallel Computing Centre - Personal Chair in High Performance Computing
Person: Academic: Research Active