Instruction Cache Energy Saving Through Compiler Way-placement

Timothy M. Jones, Sandro Bartolini, Bruno De Bus, John Cavazos, Michael F. P. O'Boyle

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract / Description of output

Fetching instructions from a set-associative cache in an embedded processor can consume a large amount of energy due to the tag checks performed. Recent proposals to address this issue involve predicting or memoizing the correct way to access. However, they also require significant hardware storage which negates much of the energy saving.

This paper proposes way-placement to save instruction cache energy. The compiler places the most frequently executed instructions at the start of the binary and at runtime these are mapped to explicit ways within the cache. We compare with a state-of-the-art hardware technique and show that our scheme saves almost 50% of the instruction cache energy compared to 32% for the hardware approach. We report results on a variety of cache sizes and associativities, achieving 59% instruction cache energy savings and an ED product of 0.80 in the best configuration with negligible hardware overhead and no ISA changes.
Original languageEnglish
Title of host publicationDATE '08 Proceedings of the conference on Design, automation and test in Europe
Place of PublicationNew York, NY, USA
Number of pages6
ISBN (Print)978-3-9810801-3-1
Publication statusPublished - Mar 2008


Dive into the research topics of 'Instruction Cache Energy Saving Through Compiler Way-placement'. Together they form a unique fingerprint.

Cite this