Investigation into Current Sharing of Parallel SiC MOSFET Modules using a Gate-Driver with Sub-Nanosecond Time-Skew Capability

Sebastian Neira, Ross Mathieson, Mason Parker, Paul D. Judge, Stephen J. Finney

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract / Description of output

This paper studies the current sharing behaviour of parallel-connected Silicon Carbide (SiC) modules, using a gate-driver capable of implementing sub-nanosecond delays between gate signals. The gate-driver is implemented with a central control unit complemented with programmable digital buffers to achieve a time-skew resolution of 0.5 ns. Results show the time resolution required to balance the current distribution in an experimental setup with four 1200 V/400 A SiC modules in parallel. Additionally, the potential of having a thermal runaway due to the current imbalance is analysed using the programmable delays to test the switch of the modules at temperatures up to 105°C.
Original languageEnglish
Title of host publication2023 25th European Conference on Power Electronics and Applications (EPE'23 ECCE Europe)
PublisherInstitute of Electrical and Electronics Engineers
Pages1-8
Number of pages8
ISBN (Print)979-8-3503-1678-0
DOIs
Publication statusPublished - 2 Oct 2023
Event2023 25th European Conference on Power Electronics and Applications (EPE'23 ECCE Europe) - Aalborg, Denmark
Duration: 4 Sept 20238 Sept 2023

Conference

Conference2023 25th European Conference on Power Electronics and Applications (EPE'23 ECCE Europe)
Period4/09/238/09/23

Keywords / Materials (for Non-textual outputs)

  • MOSFET
  • Silicon carbide
  • Photonic band gap
  • Europe
  • Switches
  • Logic gates
  • Current distribution

Fingerprint

Dive into the research topics of 'Investigation into Current Sharing of Parallel SiC MOSFET Modules using a Gate-Driver with Sub-Nanosecond Time-Skew Capability'. Together they form a unique fingerprint.

Cite this