Low Power Architectures for the MAP Decoder with optimized memory sizes

I. Atluri, T. Arslan

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Original languageUndefined/Unknown
Title of host publication46th IEEE Midwest Symposium on Circuits and Systems (MWSCAS)
Publication statusPublished - 2003

Cite this