Low-power reconfigurable VLSI architecture for the implementation of FIR filters

E. Stefatos, E. F. Wei, T. Arslan, R. Thomson

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Original languageUndefined/Unknown
Title of host publication19th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2005)
Pages4
Number of pages1
Publication statusPublished - 2005

Cite this