MAC and baseband processors for RF-MIMO WLAN

Zoran Stamenkovic; Klaus Tittelbach-Helmrich; Milos Krstic; Jesus Ibanez; Victor Elvira; Ignacio Santamaria

doi:10.1186/1687-1499-2011-207

MAC and baseband processors for RF-MIMO WLAN

Zoran Stamenkovic^*, Klaus Tittelbach-Helmrich, Milos Krstic, Jesus Ibanez, Victor Elvira, Ignacio Santamaria

^*Corresponding author for this work

School of Mathematics

Research output: Contribution to journal › Article › peer-review

Abstract / Description of output

The article describes hardware solutions for the IEEE 802.11 medium access control (MAC) layer and IEEE 802.11a digital baseband in an RF-MIMO WLAN transceiver that performs the signal combining in the analogue domain. Architecture and implementation details of the MAC processor including a hardware accelerator and a 16-bit MAC-physical layer (PHY) interface are presented. The proposed hardware solution is tested and verified using a PHY link emulator. Architecture, design, implementation, and test of a reconfigurable digital baseband processor are described too. Description includes the baseband algorithms (the main blocks being MIMO channel estimation and Tx-Rx analogue beamforming), their FPGA-based implementation, baseband printed-circuit-board, and real-time tests.

Original language	English
Article number	207
Journal	EURASIP Journal on Wireless Communications and Networking
Volume	2011
Issue number	1
DOIs	https://doi.org/10.1186/1687-1499-2011-207
Publication status	Published - 1 Dec 2011

Keywords / Materials (for Non-textual outputs)

baseband
MAC
MIMO
processor

Access to Document

10.1186/1687-1499-2011-207

Cite this

@article{b3e7442ac6c742efaffd4198eec1e134,

title = "MAC and baseband processors for RF-MIMO WLAN",

abstract = "The article describes hardware solutions for the IEEE 802.11 medium access control (MAC) layer and IEEE 802.11a digital baseband in an RF-MIMO WLAN transceiver that performs the signal combining in the analogue domain. Architecture and implementation details of the MAC processor including a hardware accelerator and a 16-bit MAC-physical layer (PHY) interface are presented. The proposed hardware solution is tested and verified using a PHY link emulator. Architecture, design, implementation, and test of a reconfigurable digital baseband processor are described too. Description includes the baseband algorithms (the main blocks being MIMO channel estimation and Tx-Rx analogue beamforming), their FPGA-based implementation, baseband printed-circuit-board, and real-time tests.",

keywords = "baseband, MAC, MIMO, processor",

author = "Zoran Stamenkovic and Klaus Tittelbach-Helmrich and Milos Krstic and Jesus Ibanez and Victor Elvira and Ignacio Santamaria",

year = "2011",

month = dec,

day = "1",

doi = "10.1186/1687-1499-2011-207",

language = "English",

volume = "2011",

journal = "EURASIP Journal on Wireless Communications and Networking",

issn = "1687-1472",

publisher = "Springer",

number = "1",

}

TY - JOUR

T1 - MAC and baseband processors for RF-MIMO WLAN

AU - Stamenkovic, Zoran

AU - Tittelbach-Helmrich, Klaus

AU - Krstic, Milos

AU - Ibanez, Jesus

AU - Elvira, Victor

AU - Santamaria, Ignacio

PY - 2011/12/1

Y1 - 2011/12/1

N2 - The article describes hardware solutions for the IEEE 802.11 medium access control (MAC) layer and IEEE 802.11a digital baseband in an RF-MIMO WLAN transceiver that performs the signal combining in the analogue domain. Architecture and implementation details of the MAC processor including a hardware accelerator and a 16-bit MAC-physical layer (PHY) interface are presented. The proposed hardware solution is tested and verified using a PHY link emulator. Architecture, design, implementation, and test of a reconfigurable digital baseband processor are described too. Description includes the baseband algorithms (the main blocks being MIMO channel estimation and Tx-Rx analogue beamforming), their FPGA-based implementation, baseband printed-circuit-board, and real-time tests.

AB - The article describes hardware solutions for the IEEE 802.11 medium access control (MAC) layer and IEEE 802.11a digital baseband in an RF-MIMO WLAN transceiver that performs the signal combining in the analogue domain. Architecture and implementation details of the MAC processor including a hardware accelerator and a 16-bit MAC-physical layer (PHY) interface are presented. The proposed hardware solution is tested and verified using a PHY link emulator. Architecture, design, implementation, and test of a reconfigurable digital baseband processor are described too. Description includes the baseband algorithms (the main blocks being MIMO channel estimation and Tx-Rx analogue beamforming), their FPGA-based implementation, baseband printed-circuit-board, and real-time tests.

KW - baseband

KW - MAC

KW - MIMO

KW - processor

UR - http://www.scopus.com/inward/record.url?scp=84964222397&partnerID=8YFLogxK

U2 - 10.1186/1687-1499-2011-207

DO - 10.1186/1687-1499-2011-207

M3 - Article

AN - SCOPUS:84964222397

SN - 1687-1472

VL - 2011

JO - EURASIP Journal on Wireless Communications and Networking

JF - EURASIP Journal on Wireless Communications and Networking

IS - 1

M1 - 207

ER -

MAC and baseband processors for RF-MIMO WLAN

Abstract / Description of output

Keywords / Materials (for Non-textual outputs)

Access to Document

Other files and links

Fingerprint

Cite this