Abstract
With the availability of advanced MPSoC and emerging Dynamic RAM (DRAM) interface technologies, an optimal allocation of logical data buffers to physical memory cannot be handled manually anymore due to the huge design space. An allocation does not only need to decide between an on-or off-chip memory, but also needs to take an increasing number of available memory channels, different bandwidth capacities and several routing possibilities into account. We formalize this problem and introduce a Mixed Integer Linear Programming (MILP) model based on two different optimization criteria. We implement the MILP model into a retargetable tool and present a case study with representative data of the Long-Term-Evolution (LTE) standard to show the real-life applicability of our approach.
| Original language | English |
|---|---|
| Title of host publication | 2014 Design, Automation Test in Europe Conference Exhibition (DATE) |
| Publisher | Institute of Electrical and Electronics Engineers |
| Pages | 1-6 |
| Number of pages | 6 |
| ISBN (Print) | 978-3-9815370-2-4 |
| DOIs | |
| Publication status | Published - 21 Apr 2014 |
| Event | Design, Automation & Test in Europe (DATE) - Dresden, Germany Duration: 24 Mar 2014 → 28 Mar 2014 https://past.date-conference.com/date14/ |
Conference
| Conference | Design, Automation & Test in Europe (DATE) |
|---|---|
| Abbreviated title | DATE 2014 |
| Country/Territory | Germany |
| City | Dresden |
| Period | 24/03/14 → 28/03/14 |
| Internet address |