Power performance analysis of the iterative-MIMO adaptive switching algorithm detector on the FPGA hardware

Nina Tadza; John S. Thompson; David I. Laurenson

doi:10.1109/VTCSpring.2015.7146022

Power performance analysis of the iterative-MIMO adaptive switching algorithm detector on the FPGA hardware

Nina Tadza, John S. Thompson, David I. Laurenson

School of Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract / Description of output

In this paper, a comprehensive power performance analysis of a novel Adaptive Switching Algorithm for an iterative-MIMO system is investigated with the prime goal of minimizing energy consumption in the receiver. The algorithm works by switching between a high performance detection method, the Fixed Sphere Decoding, and a much lower complexity algorithm, the Vertical-Bell Laboratories Layered Space-Time Zero Forcing technique, controlled by a threshold according to the mutual information calculated during each transmission. Results show significant improvements over current non-adaptive receivers, where energy savings of more than 60% can be obtained using on the latest Xilinx®Virtex- 7 FPGA hardware.

Original language	English
Title of host publication	IEEE Vehicular Technology Conference
Publisher	Institute of Electrical and Electronics Engineers
Volume	2015
ISBN (Print)	9781479980888
DOIs	https://doi.org/10.1109/VTCSpring.2015.7146022
Publication status	Published - 1 Jul 2015
Event	81st IEEE Vehicular Technology Conference, VTC Spring 2015 - Glasgow, United Kingdom Duration: 11 May 2015 → 14 May 2015

Conference

Conference	81st IEEE Vehicular Technology Conference, VTC Spring 2015
Country/Territory	United Kingdom
City	Glasgow
Period	11/05/15 → 14/05/15

Access to Document

10.1109/VTCSpring.2015.7146022

Power Performance Analysis of the Iterative-MIMO Adaptive Switching Algorithm Detector on the FPGA HardwareAccepted author manuscript, 1.29 MB

Cite this

@inproceedings{2cef6f04e8a246f0bfa77a53392e6812,

title = "Power performance analysis of the iterative-MIMO adaptive switching algorithm detector on the FPGA hardware",

abstract = "In this paper, a comprehensive power performance analysis of a novel Adaptive Switching Algorithm for an iterative-MIMO system is investigated with the prime goal of minimizing energy consumption in the receiver. The algorithm works by switching between a high performance detection method, the Fixed Sphere Decoding, and a much lower complexity algorithm, the Vertical-Bell Laboratories Layered Space-Time Zero Forcing technique, controlled by a threshold according to the mutual information calculated during each transmission. Results show significant improvements over current non-adaptive receivers, where energy savings of more than 60% can be obtained using on the latest Xilinx{\textregistered}Virtex- 7 FPGA hardware.",

author = "Nina Tadza and Thompson, {John S.} and Laurenson, {David I.}",

year = "2015",

month = jul,

day = "1",

doi = "10.1109/VTCSpring.2015.7146022",

language = "English",

isbn = "9781479980888",

volume = "2015",

booktitle = "IEEE Vehicular Technology Conference",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "81st IEEE Vehicular Technology Conference, VTC Spring 2015 ; Conference date: 11-05-2015 Through 14-05-2015",

}

Tadza, N, Thompson, JS & Laurenson, DI 2015, Power performance analysis of the iterative-MIMO adaptive switching algorithm detector on the FPGA hardware. in IEEE Vehicular Technology Conference. vol. 2015, 7146022, Institute of Electrical and Electronics Engineers, 81st IEEE Vehicular Technology Conference, VTC Spring 2015, Glasgow, United Kingdom, 11/05/15. https://doi.org/10.1109/VTCSpring.2015.7146022

TY - GEN

T1 - Power performance analysis of the iterative-MIMO adaptive switching algorithm detector on the FPGA hardware

AU - Tadza, Nina

AU - Thompson, John S.

AU - Laurenson, David I.

PY - 2015/7/1

Y1 - 2015/7/1

N2 - In this paper, a comprehensive power performance analysis of a novel Adaptive Switching Algorithm for an iterative-MIMO system is investigated with the prime goal of minimizing energy consumption in the receiver. The algorithm works by switching between a high performance detection method, the Fixed Sphere Decoding, and a much lower complexity algorithm, the Vertical-Bell Laboratories Layered Space-Time Zero Forcing technique, controlled by a threshold according to the mutual information calculated during each transmission. Results show significant improvements over current non-adaptive receivers, where energy savings of more than 60% can be obtained using on the latest Xilinx®Virtex- 7 FPGA hardware.

AB - In this paper, a comprehensive power performance analysis of a novel Adaptive Switching Algorithm for an iterative-MIMO system is investigated with the prime goal of minimizing energy consumption in the receiver. The algorithm works by switching between a high performance detection method, the Fixed Sphere Decoding, and a much lower complexity algorithm, the Vertical-Bell Laboratories Layered Space-Time Zero Forcing technique, controlled by a threshold according to the mutual information calculated during each transmission. Results show significant improvements over current non-adaptive receivers, where energy savings of more than 60% can be obtained using on the latest Xilinx®Virtex- 7 FPGA hardware.

UR - http://www.scopus.com/inward/record.url?scp=84940416610&partnerID=8YFLogxK

U2 - 10.1109/VTCSpring.2015.7146022

DO - 10.1109/VTCSpring.2015.7146022

M3 - Conference contribution

AN - SCOPUS:84940416610

SN - 9781479980888

VL - 2015

BT - IEEE Vehicular Technology Conference

PB - Institute of Electrical and Electronics Engineers

T2 - 81st IEEE Vehicular Technology Conference, VTC Spring 2015

Y2 - 11 May 2015 through 14 May 2015

ER -

Power performance analysis of the iterative-MIMO adaptive switching algorithm detector on the FPGA hardware

Abstract / Description of output

Conference

Access to Document

Other files and links

Fingerprint

Dave Laurenson

Cite this

Power performance analysis of the iterative-MIMO adaptive switching algorithm detector on the FPGA hardware

Abstract / Description of output

Conference

Access to Document

Other files and links

Fingerprint

Profiles

Dave Laurenson

Cite this