Prevention flow-control for low latency torus networks-on-chip

A. Joshi, M. Mutyam

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The challenge for on-chip networks is to provide low latency communication in a very low power budget. To reduce the latency and keep the simplicity of a mesh network, torus network is proposed. As torus networks have inherent circular dependency, additional effort is needed to prevent deadlock, even if deadlock free routing algorithms are used. We describe a novel flow-control mechanism to address cost/performance constraints in torus networks and ensure freedom from deadlock. Flow-control is achieved using a prevention mechanism which uses virtual cut-through switching, and deadlock freedom is achieved by considering only a single packet buffer per input port. We can simplify the router design by having a simple switch allocator, which prioritizes insight packets, and a single packet buffer per input port, which eliminates the need for virtual channels. Experimental validation reveals that our design achieves significant improvement in throughput, as compared to the traditional design, using significantly fewer buffers.
Original languageEnglish
Title of host publicationProceedings of the Fifth ACM/IEEE International Symposium
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Pages41-48
Number of pages8
ISBN (Electronic)978-1-4503-0720-8
DOIs
Publication statusPublished - 1 May 2011

Fingerprint Dive into the research topics of 'Prevention flow-control for low latency torus networks-on-chip'. Together they form a unique fingerprint.

Cite this