Reducing parity generation latency through input value aware circuits

Yusuf Osmanlioglu, Yusuf Onur Koçberber, Oguz Ergin

Research output: Chapter in Book/Report/Conference proceedingConference contribution


Soft errors caused by cosmic particles and radiation emitted by the packaging are an important problem in contemporary micropro-cessors. Parity bits are used to detect single bit errors that occur in the storage components. In order to implement parity logic, multiple levels of XOR gates are used and these XOR trees are known to have high delay. Many produced and consumed values inside a processor hold consecutive zeros and ones in their upper order bits. These values can be represented with less number of bits and hence are termed narrow. In this paper we propose a parity generator circuit design that is capable of generating the parity if the input value is narrow. We show that parity can be generated faster than a regular XOR tree implementation using our design for the values that can be represented using fewer bits.
Original languageEnglish
Title of host publicationProceedings of the 19th ACM Great Lakes Symposium on VLSI 2009, Boston Area, MA, USA, May 10-12 2009
Number of pages4
ISBN (Print)978-1-60558-522-2
Publication statusPublished - 2009


Dive into the research topics of 'Reducing parity generation latency through input value aware circuits'. Together they form a unique fingerprint.

Cite this