Reducing parity generation latency through input value aware circuits

Yusuf Osmanlioglu, Yusuf Onur Koçberber, Oguz Ergin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fingerprint

Dive into the research topics of 'Reducing parity generation latency through input value aware circuits'. Together they form a unique fingerprint.

Engineering & Materials Science