Register Allocation and Instruction Scheduling in Unison

Roberto Castañeda Lozano, Mats Carlsson, Gabriel Hjort Blindell, Christian Schulte

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper describes Unison, a simple, flexible, and potentially optimal software tool that performs register allocation and instruction scheduling in integration using combinatorial optimization. The tool can be used as an alternative or as a complement to traditional approaches, which are fast but complex and suboptimal. Unison is most suitable whenever high-quality code is required and longer compilation times can be tolerated (such as in embedded systems or library releases), or the targeted processors are so irregular that traditional compilers fail to generate satisfactory code.
Original languageEnglish
Title of host publicationProceedings of the 25th International Conference on Compiler Construction
Place of PublicationNew York, NY, USA
PublisherAssociation for Computing Machinery, Inc
Pages263–264
Number of pages2
ISBN (Print)9781450342414
DOIs
Publication statusPublished - 17 Mar 2016
Event25th International Conference on Compiler Construction - Barcelona, Spain
Duration: 17 Mar 201618 Mar 2016
Conference number: 25
http://cc2016.eew.technion.ac.il/

Conference

Conference25th International Conference on Compiler Construction
Abbreviated titleCC 2016
CountrySpain
CityBarcelona
Period17/03/1618/03/16
Internet address

Keywords

  • combinatorial optimization
  • register allocation
  • instruction scheduling

Fingerprint Dive into the research topics of 'Register Allocation and Instruction Scheduling in Unison'. Together they form a unique fingerprint.

Cite this