@inproceedings{395208d4aa614053ac1e6e17662472ae,
title = "Relocation-aware communication network for circuits on Xilinx FPGAs",
abstract = "The parallelism of hardware and the dynamic reconfigurability of FPGAs enable multiple hardware tasks to run concurrently, and also time-share resources by being swapped in and out of the device during runtime. More than ever before, these capabilities are being employed in systems with high-reliability requirements. To improve reliability, a method often used is circuit relocation. However, the static nature of conventional FPGA communication interconnects is a bane to flexible runtime relocation. This paper employs a novel network architecture to enable dynamic communication and thus improve the flexibility of circuit relocation. By using the clock infrastructure of the FPGA as the physical network links for tasks in a 4-node star network, we have shown that dynamic communication between relocatable circuits can be achieved without incurring any overheads of time and resources, save for only 32 slices used for the Network Interface.",
keywords = "bitstream relocation, CELOC, CERANoC, clock buffers, FPGA, inter-task communication, network on chip",
author = "Adewale Adetomi and Godwin Enemali and T. Arslan",
year = "2017",
month = oct,
day = "2",
doi = "10.23919/FPL.2017.8056818",
language = "English",
series = "2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017",
publisher = "Institute of Electrical and Electronics Engineers",
editor = "Diana Gohringer and Dirk Stroobandt and Nele Mentens and Marco Santambrogio and Jari Nurmi",
booktitle = "2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017",
address = "United States",
note = "27th International Conference on Field Programmable Logic and Applications, FPL 2017 ; Conference date: 04-09-2017 Through 06-09-2017",
}