RRAM-based STDP network for edge computing in wearable/implantable devices

Yukai Shen, Shiwei Wang, Carolina Mora Lopez

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

With the technology advancement of wearable and implantable devices, the demand is increasing for low power computing circuits that allow processing of the acquired data on the edge to shorten the response time and save data bandwidth. Resistive-memory-based computing circuits have attracted broad interests due to their potential to implement low-power computing-in-memory macros and neuromorphic processors. This paper explores the hardware implementation of an artificial spiking neural network with the capability of online STDP learning by using a low-power analog CMOS circuit and a resistive random-access memory (RRAM) device. We examined the low power characteristics of the proposed circuit and its potential use for in situ signal processing, which holds promise for neural recording applications using implantable devices such as neural probes.
Original languageUndefined/Unknown
Title of host publication2021 18th International SoC Design Conference (ISOCC)
PublisherIEEE
Pages274-275
Number of pages2
DOIs
Publication statusPublished - 25 Nov 2021
Event18th International SoC Design Conference - , Korea, Republic of
Duration: 6 Oct 20219 Oct 2021
http://2021.isocc.org/

Conference

Conference18th International SoC Design Conference
Abbreviated titleISOCC 2021
Country/TerritoryKorea, Republic of
Period6/10/219/10/21
Internet address

Cite this