Shared-memory Multiprocessors

R. N. Ibbett; N. P. Topham

doi:10.1007/978-1-4899-6701-5_7

Shared-memory Multiprocessors

R. N. Ibbett, N. P. Topham

School of Informatics

Research output: Chapter in Book/Report/Conference proceeding › Chapter

Abstract

Architectures which incorporate a number of tightly-coupled processors often seem a natural choice for the computer designer in search of very high performance. For some applications SIMD vector or array processors are just not suitable, and a number of distinct instruction streams are required. However, multiprocessor architectures all face the fundamental problem of data sharing and process synchronisation, problems which can be illustrated by an analogy drawn from the experience of human organisation.

Original language	English
Title of host publication	Architecture of High Performance Computers Volume II
Subtitle of host publication	Array processors and multiprocessor systems
Place of Publication	New York, NY
Publisher	Springer New York
Pages	109-140
Number of pages	32
ISBN (Electronic)	978-1-4899-6701-5
ISBN (Print)	978-1-4899-6703-9
DOIs	https://doi.org/10.1007/978-1-4899-6701-5_7
Publication status	Published - 1989

Access to Document

10.1007/978-1-4899-6701-5_7

http://link.springer.com/chapter/10.1007/978-1-4899-6701-5_7

Cite this

@inbook{bc51334377da49618ad7ea5abe1f0411,

title = "Shared-memory Multiprocessors",

abstract = "Architectures which incorporate a number of tightly-coupled processors often seem a natural choice for the computer designer in search of very high performance. For some applications SIMD vector or array processors are just not suitable, and a number of distinct instruction streams are required. However, multiprocessor architectures all face the fundamental problem of data sharing and process synchronisation, problems which can be illustrated by an analogy drawn from the experience of human organisation.",

author = "Ibbett, {R. N.} and Topham, {N. P.}",

year = "1989",

doi = "10.1007/978-1-4899-6701-5_7",

language = "English",

isbn = "978-1-4899-6703-9",

pages = "109--140",

booktitle = "Architecture of High Performance Computers Volume II",

publisher = "Springer New York",

address = "United States",

}

TY - CHAP

T1 - Shared-memory Multiprocessors

AU - Ibbett, R. N.

AU - Topham, N. P.

PY - 1989

Y1 - 1989

N2 - Architectures which incorporate a number of tightly-coupled processors often seem a natural choice for the computer designer in search of very high performance. For some applications SIMD vector or array processors are just not suitable, and a number of distinct instruction streams are required. However, multiprocessor architectures all face the fundamental problem of data sharing and process synchronisation, problems which can be illustrated by an analogy drawn from the experience of human organisation.

AB - Architectures which incorporate a number of tightly-coupled processors often seem a natural choice for the computer designer in search of very high performance. For some applications SIMD vector or array processors are just not suitable, and a number of distinct instruction streams are required. However, multiprocessor architectures all face the fundamental problem of data sharing and process synchronisation, problems which can be illustrated by an analogy drawn from the experience of human organisation.

U2 - 10.1007/978-1-4899-6701-5_7

DO - 10.1007/978-1-4899-6701-5_7

M3 - Chapter

SN - 978-1-4899-6703-9

SP - 109

EP - 140

BT - Architecture of High Performance Computers Volume II

PB - Springer New York

CY - New York, NY

ER -

Shared-memory Multiprocessors

Abstract

Access to Document

Fingerprint

Cite this