Edinburgh Research Explorer

A carbon nanotube gated carbon nanotube transistor with 5 ps gate delay

Research output: Contribution to journalArticle

Related Edinburgh Organisations

Open Access permissions

Open

Documents

  • Download as Adobe PDF

    Rights statement: Copyright © 2008 IOP Publishing Ltd. All rights reserved.

    Accepted author manuscript, 941 KB, PDF-document

http://iopscience.iop.org/0957-4484/19/32/325201/
Original languageEnglish
Article number325201
Number of pages6
JournalNanotechnology
Volume19
Issue number32
DOIs
Publication statusPublished - 13 Aug 2008

Abstract

Semiconducting carbon nanotubes (CNTs) are attractive as channel material for field-effect transistors due to their high carrier mobility. In this paper we show that a local CNT gate can provide a significant improvement in the subthreshold slope of a CNT transistor compared to back gate switching and provide gate delays as low as 5 ps. The CNT gated CNT transistor devices are fabricated using a two-step chemical vapour deposition technique. The measured transfer characteristics are in very good agreement with theoretical modelling results that provide confirmation of the operating principle of the transistors. Gate delays below 2 ps should be readily achievable by reducing the thickness of the gate dielectric.

    Research areas

  • FIELD-EFFECT TRANSISTORS, HIGH-PERFORMANCE, CNT-gated CNT FET

Download statistics

No data available

ID: 1508501