Edinburgh Research Explorer

Evaluating and Mitigating Bandwidth Bottlenecks Across the Memory Hierarchy in GPUs

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Related Edinburgh Organisations

Open Access permissions

Open

Documents

http://ieeexplore.ieee.org/document/7975295/
Original languageEnglish
Title of host publication2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)
PublisherIEEE
Pages239-248
Number of pages10
ISBN (Electronic)978-1-5386-3890-3
DOIs
StatePublished - 13 Jul 2017
Event2017 IEEE International Symposium on Performance Analysis of Systems and Software - Santa Rosa, United States
Duration: 24 Apr 201725 Apr 2017
http://www.ispass.org/ispass2017/

Conference

Conference2017 IEEE International Symposium on Performance Analysis of Systems and Software
Abbreviated titleISPASS 2017
CountryUnited States
CitySanta Rosa
Period24/04/1725/04/17
Internet address

Abstract

GPUs are often limited by off-chip memory bandwidth. With the advent of general-purpose computing on GPUs, a cache hierarchy has been introduced to filter the bandwidth demand to the off-chip memory. However, the cache hierarchy presents its own bandwidth limitations in sustaining such high
levels of memory traffic.
In this paper, we characterize the bandwidth bottlenecks present across the memory hierarchy in GPUs for general purpose applications. We quantify the stalls throughout the memory hierarchy and identify the architectural parameters that play a pivotal role in leading to a congested memory system. We explore the architectural design space to mitigate the bandwidth bottlenecks and show that performance improvement achieved by mitigating the bandwidth bottleneck in the cache hierarchy can exceed the speedup obtained by a memory system with a baseline cache hierarchy and High Bandwidth Memory (HBM) DRAM. We also show that addressing the bandwidth bottleneck in isolation at specific levels can be sub-optimal and can even be counter-productive. Therefore, we show that it is imperative to resolve the bandwidth bottlenecks synergistically across different levels of the memory hierarchy. With the insights developed in this paper, we perform a cost-benefit analysis and identify cost effective configurations of the memory hierarchy that effectively mitigate the bandwidth bottlenecks. We show that our final configuration achieves a performance improvement of 29% on average with a minimal area overhead of 1.6%.

Event

2017 IEEE International Symposium on Performance Analysis of Systems and Software

24/04/1725/04/17

Santa Rosa, United States

Event: Conference

Download statistics

No data available

ID: 33199114