Processor and method for generating and storing compressed instructions in a program memory and decompressed instructions in an instruction cache wherein the decompressed instructions are assigned imaginary addresses derived from information stored in the program memory with the compressed instructions
Research output: Patent
Original language | English |
---|
Patent number | US patent no. 7,124,279 |
---|
Publication status | Published - 2006 |
---|
ID: 18547079