Edinburgh Research Explorer

Weighing up the new kid on the block: Impressions of using Vitis for HPC software development

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Related Edinburgh Organisations

Open Access permissions

Open

Documents

Original languageEnglish
Title of host publication2020 30th International Conference on Field Programmable Logic and Applications (FPL)
Number of pages6
Publication statusAccepted/In press - 15 Jun 2020
Event30th International Conference on Field Programmable Logic and Applications - Virtual conference, Gottenburg, Sweden
Duration: 31 Aug 20204 Sep 2020
https://www.fpl2020.org/home

Conference

Conference30th International Conference on Field Programmable Logic and Applications
Abbreviated titleFPL 2020
CountrySweden
CityGottenburg
Period31/08/204/09/20
Internet address

Abstract

The use of reconfigurable computing, and FPGAs in particular, has strong potential in the field of High Performance Computing (HPC). However the traditionally high barrier to entry when it comes to programming this technology has, until now, precluded widespread adoption. To popularise reconfigurable computing with communities such as HPC, Xilinx have recently released the first version of Vitis, a platform aimed at making the programming of FPGAs much more a question of software development rather than hardware design. However a key question is how well this technology fulfils the aim, and whether the tooling is mature enough such that software developers using FPGAs to accelerate their codes is now a more realistic proposition, or whether it simply increases the convenience for existing experts. To examine this question we use the Himeno benchmark as a vehicle for exploring the Vitis platform for building, executing and optimising HPC codes, describing the different steps and potential pitfalls of the technology. The outcome of this exploration is a demonstration that, whilst Vitis is an excellent step forwards and significantly lowers the barrier to entry in developing codes for FPGAs, it is not a silver bullet and an underlying understanding of dataflow style algorithmic design and appreciation of the architecture is still key to obtaining good performance on reconfigurable architectures.

    Research areas

  • FPGAs, Reconfigurable computing, Vitis, Alveo, Himeno benchmark

Event

30th International Conference on Field Programmable Logic and Applications

31/08/204/09/20

Gottenburg, Sweden

Event: Conference

Download statistics

No data available

ID: 152200925