A Closer Look at Lightweight Graph Reordering

Citation for published version:

Digital Object Identifier (DOI):
10.1109/IISWC47752.2019.9041948

Link:
Link to publication record in Edinburgh Research Explorer

Document Version:
Peer reviewed version

Published In:
2019 IEEE International Symposium on Workload Characterization (IISWC)

General rights
Copyright for the publications made accessible via the Edinburgh Research Explorer is retained by the author(s) and / or other copyright owners and it is a condition of accessing these publications that users recognise and abide by the legal requirements associated with these rights.

Take down policy
The University of Edinburgh has made every reasonable effort to ensure that Edinburgh Research Explorer content complies with UK legislation. If you believe that the public display of this file breaches copyright please contact openaccess@ed.ac.uk providing details, and we will remove access to the work immediately and investigate your claim.
A Closer Look at Lightweight Graph Reordering

Priyank Faldu
The University of Edinburgh
priyank.faldu@ed.ac.uk

Jeff Diamond
Oracle Labs
jeff.diamond@oracle.com

Boris Grot
The University of Edinburgh
boris.grot@ed.ac.uk

Abstract—Graph analytics power a range of applications in areas as diverse as finance, networking and business logistics. A common property of graphs used in the domain of graph analytics is a power-law distribution of vertex connectivity, wherein a small number of vertices are responsible for a high fraction of all connections in the graph. These richly-connected (hot) vertices inherently exhibit high reuse. However, their sparse distribution in memory leads to a severe underutilization of on-chip cache capacity. Prior works have proposed lightweight skew-aware vertex reordering that places hot vertices adjacent to each other in memory, reducing the cache footprint of hot vertices and thus improving cache efficiency. However, in doing so, they may inadvertently destroy the inherent community structure within the graph, which may negate the performance gains achieved from the reduced footprint of hot vertices.

In this work, we study existing reordering techniques and demonstrate the inherent tension between reducing the cache footprint of hot vertices and preserving original graph structure. We quantify the potential performance loss due to disruption in graph structure for different graph datasets. We further show that reordering techniques that employ fine-grain reordering significantly increase misses in the higher level caches, even when they reduce misses in the last level cache.

To overcome the limitations of existing reordering techniques, we propose Degree-Based Grouping (DBG), a novel lightweight reordering technique that employs a coarse-grain reordering to largely preserve graph structure while reducing the cache footprint of hot vertices. Our evaluation on 40 combinations of various graph applications and datasets shows that, compared to a baseline with no reordering, DBG yields an average application speed-up of 16.8% vs 11.6% for the best-performing existing lightweight technique.

Index Terms—cache, graph analytics, graph reordering, power-law graphs

I. INTRODUCTION

Graph analytics is an exciting and rapidly growing field with applications spanning diverse areas such as optimizing routes, uncovering latent relationships, pinpointing influencers in social graphs and many more. Graph analytics exhibit highly irregular memory access patterns. As a result, when processing large graphs, graph analytics tend to lack both spatial and temporal locality, leading to frequent misses in on-chip caches, which limits their performance [1], [2], [3], [4], [5], [6].

A distinguishing property of graph datasets common in many graph-analytic applications is that the vertex degrees follow a skewed power-law distribution, in which a small fraction of vertices have many connections while the majority of vertices have relatively few connections [5], [6], [7], [8], [9]. Graphs characterized by such a distribution are known as natural or scale-free graphs and are prevalent in a variety of domains, including social networks, computer networks, financial networks, semantic networks and airline networks.

Power-law skew in the degree distribution means that a small set of vertices with the largest number of connections is responsible for a major share of memory accesses. The fact that these richly-connected vertices (henceforth referred to as hot vertices) comprise a small fraction of the overall footprint while exhibiting high reuse makes them prime candidates for caching. Meanwhile, the rest of the vertices (henceforth referred to as cold vertices) comprise a large fraction of the overall footprint while exhibiting low or no reuse.

For a typical graph application, each cache block (or line) contains multiple vertices, as vertex properties usually require just 4 to 16 bytes whereas cache block size in modern processors is typically 64 or 128 bytes. Since hot vertices are sparsely distributed throughout the memory space, they inevitably share cache blocks with cold vertices, leading to underutilization of a considerable fraction of useful cache capacity.

Prior works have proposed lightweight reordering techniques that leverage application-visible graph properties, such as skew in vertex degree distribution, to improve cache block utilization [5], [6]. We collectively refer to these techniques as skew-aware techniques. Skew-aware techniques reorder vertices in memory such that hot vertices are adjacent to each other in a contiguous memory region. As a result, each cache block is comprised of exclusively hot or cold vertices, reducing the total footprint (i.e., number of cache blocks) required to store hot vertices. Blocks that are exclusively comprised of hot vertices are far more likely to be retained in the cache due to higher aggregate hit rates, leading to higher utilization of existing cache capacity.

A straightforward way to pack vertices with similar degree into each cache block is to apply Sort Reordering, which sorts vertices in memory based on their degree. However, Sort is not always beneficial, because many real-world graph datasets exhibit a strong internal structure, e.g., clusters of webpages within the same domain in a web graph, or communities of common friends in a social graph [10], [11]. In such datasets, vertices within the same community that are accessed together often reside nearby in memory, exhibiting spatio-temporal locality that should be preserved. Fine-grain vertex reordering, such as Sort and Hub Sorting [5], destroys the spatio-temporal locality, which limits the effectiveness of such reordering techniques on graph datasets that exhibit structure.

In this work, we quantify potential performance loss...
due to disruption of graph structure on various datasets. We further characterize locality at all three levels of the cache hierarchy, and show that all skew-aware techniques are generally effective at reducing LLC misses. However, the techniques that employ fine-grain reordering significantly disrupt graph structure, which increases misses in higher level caches. Our results highlight a tension between reducing the cache footprint of hot vertices and preserving graph structure, which limits the effectiveness of existing skew-aware reordering techniques.

To overcome the limitations of existing techniques, we propose Degree-Based Grouping (DBG), a novel reordering technique that largely preserves graph structure while reducing the cache footprint of hot vertices. Like prior skew-aware techniques, DBG segregates hot vertices from the cold ones. However, to preserve existing graph structure, DBG employs *coarse-grain* reordering. DBG partitions vertices into a small number of groups based on their degree but maintains the original relative order of vertices within each group. As DBG *does not sort* vertices within any group to minimize structure disruption, DBG also incurs a very low reordering overhead.

To summarize, we make the following contributions:

- We study existing skew-aware reordering techniques on a variety of multi-threaded graph applications processing varied datasets. Our characterization reveals the inherent tension between reducing the cache footprint of hot vertices and preserving graph structure.
- We propose DBG, a new skew-aware reordering technique that employs lightweight coarse-grain reordering to largely preserve existing graph structure while reducing the cache footprint of hot vertices.
- Our evaluation on a real machine shows that DBG outperforms existing skew-aware techniques. Averaging across 40 datapoints, DBG yields a speed-up of 16.8%, vs 11.6% for the best-performing existing skew-aware technique over the baseline with no reordering.

## II. BACKGROUND AND MOTIVATION

### A. Properties of Natural Graphs

Natural graphs have two distinguishing properties – skew in their degree distribution and community structure.

**Skew in Degree Distribution:** Natural graphs exhibit *skew* in their degree distribution [5], [6], [7], [8], [9]. The skew follows a power-law, with the vast majority of the vertices having relatively few edges and a small fraction of vertices featuring a large number of edges. Such skewed distribution is prevalent in many domains and found, for instance, in nodes in large-scale communication networks (e.g., the internet), web pages in web graphs, and individuals in social graphs.

Table I quantifies the skew for the datasets evaluated in this work (Table IX in Sec. V contains more details about these datasets). For example, in the *sd* dataset, 11% of total vertices are classified as hot vertices in terms of their in-degree (13% for out-degree) distribution. These hot vertices are connected to 88% of all in-edges (88% of all out-edges) in the graph.

Similarly, in other datasets, 9%–26% of vertices are classified as hot vertices, which are connected to 80%–94% of all edges.

**Community Structure:** Real-world graphs often feature clusters of highly interconnected vertices such as communities of common friends in a social graph [10], [11]. Such community structure is often captured by vertex ordering within a graph dataset by placing vertices from the same community nearby in the memory space. At runtime, vertices that are placed nearby in memory are typically processed within a short time window of each other. Thus, by placing vertices from the same community nearby in memory, both temporal and spatial locality is improved at the cache block level for such datasets.

### B. Graph Processing Basics

The majority of shared-memory graph processing frameworks are written using a vertex-centric model, wherein an application computes some information for each vertex based on the properties of its neighboring vertices [12], [13], [14], [15], [16], [17]. Applications may perform pull- or push-based computations, or both. In pull-based computations, a vertex pulls (reads) property values of its in-neighbors (vertices whose edges point to this vertex). In push-based computations, a vertex pushes (writes) its property values to its out-neighbors (vertices pointed to by the edges of this vertex). This process may be iterative, and all or only a subset of vertices may participate in a given iteration.

The *Compressed Sparse Row (CSR)* format is commonly used to represent graphs in a storage-efficient manner. CSR
sparsely distributed throughout the memory space. Elements associated with hot vertices are the ones responsible for push-based computations. In this discussion, we focus on pull-based computations and note that the observations also hold for push-based computations. CSR uses a pair of arrays, Vertex and Edge, to encode the graph. For every vertex, the Vertex Array maintains an index that points to its first in-edge in the Edge Array. The Edge Array stores all in-edges, grouped by destination vertex ID. For each in-edge, the Edge Array entry stores the associated source vertex ID.

Graph applications additionally use one or more Property Arrays to hold partial or final results for every vertex. For example, the Pagerank application maintains two rank values per vertex; one computed from the previous iteration and one being computed in the current iteration. Implementation may use either two separate arrays (each storing one rank per vertex) or may use only one array (storing two ranks per vertex). Fig. 1(a) shows a simple graph and Fig. 1(b) shows its CSR representation for pull-based computations along with one Property Array.

C. Cache Behavior in Graph Analytics

At the most fundamental level, a graph application computes a property for a vertex based on the properties of its neighbors. To find the neighboring vertices, an application traverses the portion of the Edge Array corresponding to a given vertex, and then accesses elements of the Property Array corresponding to these neighboring vertices. Fig. 1(b) shows the elements accessed while processing vertex ID-1 and ID-3.

As the figure shows, each element of the Vertex and Edge Arrays is accessed exactly once during an iteration, exhibiting no temporal locality at LLC. In contrast, the Property Array does exhibit temporal reuse. However, reuse is not consistent for all elements, being proportional to the number of out-edges for pull-based computations. Thus, high out-degree vertices exhibit high reuse. Fig. 1(b) shows the reuse for high out-degree (i.e., hot) vertices P₂ and P₅ of the Property Array assuming pull-based computations; the other elements do not exhibit reuse. The same observations apply to high in-degree vertices for push-based computations.

D. Poor Cache Efficiency for the Property Array

As discussed in the previous section, the Property Array exhibits reuse and thus, should be the prime target for caching. However, not all elements of the array exhibit high reuse. Elements associated with hot vertices are the ones responsible for large amount of reuse. Despite such high reuse, on-chip cache capacity is severely underutilized as hot vertices are sparsely distributed throughout the memory space.

Table II shows the average number of hot vertices per cache block, assuming typical values of 8 bytes per vertex and 64 bytes per cache block. While, at best, 8 hot vertices can be packed together in a cache block, in practice, only 1.3 to 3.5 hot vertices are found per cache block across the datasets. As the footprint (i.e., number of cache blocks) to store hot vertices is inversely proportional to the average number of hot vertices per cache block, the data shows significant opportunity in reducing the cache footprint of hot vertices, and in turn, improving cache efficiency.

E. Vertex Reordering to Improve Cache Efficiency

The order of vertices in memory is under the control of a graph application. Thus, the application can reorder vertices in memory before processing a graph to improve cache locality. To accomplish this, researchers have proposed various reordering techniques [4], [5], [6], [18], [19], [20], [21], [22], [23], [24]. Reordering techniques only relabel vertices (and edges), which does not alter the graph itself and does not require any changes to the graph algorithms. Following the relabeling, vertices (and edges) are reordered in memory based on the new vertex IDs.

The most powerful reordering techniques like Gorder [4] leverage community structure, typically found in real-world graphs, to improve spatio-temporal locality. Gorder comprehensively analyzes the vertex connectivity and reorders vertices such that vertices that share common neighbors, and thus are likely to belong to the same community, are placed nearby in memory. While Gorder is effective at improving application performance, it requires a staggering reordering time that is often multiple orders of magnitude higher than the application runtime, rendering Gorder impractical [6].

To keep reordering cost affordable, recent works have argued for skew-aware reordering techniques that reorder vertices solely based on vertex degrees [5], [6]. By relying on lightweight analysis, these techniques can speed-up applications even after accounting for the reordering time.

Skew-aware reordering techniques seek to reduce the cache footprint of hot vertices to improve cache efficiency. However, as a side-effect of reordering, they may destroy a graph’s community structure, which could negate the performance gains achieved from the reduced footprint of hot vertices. Thus, there exists a tension between reducing the cache footprint of hot vertices and preserving graph structure when reordering vertices. In this context, we next detail existing skew-aware reordering techniques.

<table>
<thead>
<tr>
<th>Dataset</th>
<th>kr</th>
<th>pr</th>
<th>tw</th>
<th>sd</th>
<th>lj</th>
<th>wl</th>
<th>fr</th>
<th>mp</th>
</tr>
</thead>
<tbody>
<tr>
<td>Avg.</td>
<td>1.3</td>
<td>1.6</td>
<td>1.5</td>
<td>1.8</td>
<td>3.5</td>
<td>3.1</td>
<td>2.7</td>
<td>2.6</td>
</tr>
</tbody>
</table>

TABLE II: Average number of hot vertices per cache block. Calculation assumes 8 bytes per vertex and 64 bytes per cache block, and counts only cache blocks that contain at least one hot vertex. As a result, any cache block can contain between 1–8 hot vertices.
III. Skew-Aware Reordering Techniques

A. Objectives for High Performance Reordering

In order to provide high performance for graph applications, skew-aware reordering techniques should achieve all of the following three objectives:

O1. Low Reordering Time: Reordering time plays a crucial role in deciding whether a technique is viable in providing end-to-end application performance after accounting for the reordering time. Lower reordering time facilitates amortizing the reordering overhead in a fewer graph traversals.

O2. High Cache Efficiency: As explained in Sec. II-D, a cache block is comprised of multiple vertices. Problematically, hot vertices are sparsely distributed throughout the memory space, which leads to cache blocks containing vertices with vastly different degrees. To address this, vertex reordering should ensure that hot vertices are placed adjacent to each other in the memory space, thus reducing the cache footprint of hot vertices, and in turn, improving cache efficiency.

O3. Structure Preservation: As explained in Sec. II-A, many real-world graph datasets have vertex ordering that results in high spatio-temporal cache locality. For such datasets, vertex reordering should ensure that the original structure is preserved as much as possible. If structure is not preserved, reordering may adversely affect the locality, negating performance gains achieved from the reduced footprint of hot vertices.

B. Implications of Not Preserving Graph Structure

In this section, we characterize how important it is to preserve graph structure for different datasets. To quantify potential performance loss due to reduction in spatio-temporal locality arising from reordering, we randomly reorder vertices, which decimates any existing structure. Randomly reordering all vertices would cause a slowdown for two potential reasons: (1) By destroying graph structure, thus reducing spatio-temporal locality. (2) By further scattering hot vertices in memory, thus increasing the cache footprint of hot vertices. To isolate performance loss due to the former, we also evaluate random reordering at a cache block granularity. In such a reordering, cache blocks (not individual vertices) are randomly reordered in memory, which means that the vertices within a cache block are moved as a group. As a result, the cache footprint of hot vertices is unaffected, and any change in performance can be directly attributed to a change in graph structure. Fig. 2(a) illustrates vertex placement in memory after Random Reordering at a vertex and at a cache block granularity.

Fig. 3 shows performance slowdown for Random Reordering for the Radii application on all datasets listed in Table IX. The figure shows four configurations – Random Vertex (RV) that reorders at a granularity of one vertex and Random Cache Block-\(n\) (RCB-\(n\)) that reorders at a granularity of \(n\) cache blocks, where \(n\) is 1, 2 or 4.

Performance difference between RV and RCB-1 is very large for the four right-most datasets. Recall from Table II that these datasets have relatively high number of hot vertices per cache block. RV scatters the hot vertices in memory, incurring large slowdowns for these datasets.

Performance slowdown for RCB-1 is significant on all real-world datasets (i.e., all but \(kr\)), and ranges from 9.6% to 28.5%. This slowdown can be attributed to disruption in spatio-temporal locality for the real-world datasets, confirming existence of community structure in the original ordering of the datasets. As reordering granularity increases, disruption in graph structure reduces, which also reduces the slowdown. For example, on the \(mp\) dataset, most affected by the Random Reordering, performance slowdown is 28.5% for RCB-1, which reduces to 21.6% for RCB-2 and 15.6% for RCB-4.

Results for \(kr\), the only synthetic dataset in the mix, are in stark contrast with that of the real-world datasets. As \(kr\) is generated synthetically, \(kr\) does not have any structure in the original ordering. Thus, the performance on the \(kr\) dataset is largely oblivious to random reordering at any granularity.

The results show that the real-world graph datasets exhibit some structure in their original ordering, which, if not preserved, is likely to adversely affect the performance. The results also indicate that structure can be largely preserved by applying reordering at a coarse granularity.

C. Limitations of Skew-Aware Reordering Techniques

This section describes the existing skew-aware techniques and how they fare in achieving the three objectives listed in Sec. III-A. As skew-aware techniques solely rely on vertex degrees for reordering, they all incur relatively low reordering
TABLE III: Cache size in MB needed to store all hot vertices, for 8 and 16 bytes per property, respectively. Vertex is classified hot if its degree is equal or greater than the average degree of the dataset.

<table>
<thead>
<tr>
<th>Degree Range</th>
<th>8 Bytes</th>
<th>16 Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>[1A, 2A]</td>
<td>44</td>
<td>88</td>
</tr>
<tr>
<td>[2A, 4A]</td>
<td>51</td>
<td>102</td>
</tr>
<tr>
<td>[4A, 8A]</td>
<td>56</td>
<td>112</td>
</tr>
<tr>
<td>[8A, 16A]</td>
<td>80</td>
<td>110</td>
</tr>
<tr>
<td>[16A, 32A]</td>
<td>9</td>
<td>160</td>
</tr>
<tr>
<td>[32A, ∞)</td>
<td>16</td>
<td>32</td>
</tr>
</tbody>
</table>

TABLE IV: Degree distribution of hot vertices for the sd dataset, whose Average Degree (A) is 20. Row #2 shows percentage of total hot vertices while row #3 shows the footprint requirement in MB.

<table>
<thead>
<tr>
<th>Degree Range</th>
<th>Vertices (%)</th>
<th>Footprint</th>
</tr>
</thead>
<tbody>
<tr>
<td>[1A, 2A]</td>
<td>45%</td>
<td>35.8</td>
</tr>
<tr>
<td>[2A, 4A]</td>
<td>28%</td>
<td>22.3</td>
</tr>
<tr>
<td>[4A, 8A]</td>
<td>15%</td>
<td>12.0</td>
</tr>
<tr>
<td>[8A, 16A]</td>
<td>7%</td>
<td>5.7</td>
</tr>
<tr>
<td>[16A, 32A]</td>
<td>3%</td>
<td>2.2</td>
</tr>
<tr>
<td>[32A, ∞)</td>
<td>2%</td>
<td>1.8</td>
</tr>
</tbody>
</table>

To address the limitations of existing skew-aware reordering techniques, we propose Degree-Based Grouping (DBG), a novel skew-aware technique that applies coarse-grain reordering such that each cache block is exclusively comprised of vertices having similar degree, and in turn, similar hotness, while also preserving graph structure at large.

Unlike Hub Sorting and Hub Clustering, which rely on a single threshold to classify vertices as hot or cold, DBG employs a simple binning algorithm to coarsely partition vertices into different groups (or bins) based on their hotness level. Groups are assigned exclusive degree ranges such that the degree of any vertex falls within a degree range of exactly one group. Within each group, DBG maintains the original relative order of vertices to preserve graph structure at large.

To keep the reordering time low, DBG maintains only a small
R\text{(V, E)} \text{ where Graph } G \text{ has } V \text{ vertices and } E \text{ edges.}

\textbf{Input:} Degree Distribution } D[i], \text{ where } D[v] \text{ is degree of vertex } v. \n
\textbf{Output:} Mapping } M[i], \text{ where } M[v] \text{ is the new ID of vertex } v. \n
\textbf{DBG:} Binning algorithm to reorder vertices into } K \text{ groups } (K > 0).

1: Assign contiguous range } [P_k, Q_k) \text{ to every } Group_k \text{ such that,} \n
Q_1 > \max D[i] \& \n
P_k \leq \min D[i] \& \n
Q_{k+1} = P_k < Q_k, \text{ for every } k < K \n
2: For every vertex } v \text{ from } 1 \to V \n
\text{Append } v \text{ to the } Group_k \text{ for which } D[v] \in [P_k, Q_k). \n
3: Assign new IDs to all vertices as follows: \n
\text{id} := 1 \n
For every Group_k \text{ from } 1 \to K \n
\text{For every vertex } v \text{ in } Group_k \n
M[v] := \text{id++}, \text{ where } v \text{ is the original ID} \n
\textbf{Listing 1: DBG algorithm. Degree can be in-degree or out-degree or sum of both.}

\textbf{Fig. 4: Vertex ordering in memory after DBG. In this example, DBG partitions vertices into three groups with degree ranges } \{0, 20\}, \{20, 40\} \text{ and } \{40, 80\}. \text{ DBG maintains a relative order of vertices within a group. As a result, many vertices are placed nearly the same vertices as before the reordering such as vertex sets } (P_1, P_5, P_6), (P_0, P_1) \text{ and } (P_{10}, P_{11}).

The number of groups and does not sort vertices within any group. Listing 1 presents the formal DBG algorithm.

To assign degree ranges to different groups, DBG leverages the power-law distribution of vertex connectivity in natural graphs. For example, recall Table IV, which shows distribution of vertices across different degree ranges. Vertices with the smallest degree range constitute the largest fraction of hot vertices. As degree range doubles, the number of vertices are roughly halved, exhibiting the power-law distribution. Thus, geometrically-spaced degree ranges provide a natural way to segregate vertices with different levels of hotness. At the same time, using such wide ranges to partition vertices facilitates reordering at a very coarse granularity, preserving structure at large. Meanwhile, by not sorting vertices within any group, DBG incurs a very low reordering time. Thus, DBG successfully achieves all three objectives listed in Sec. III-A. Fig. 4 shows vertex placement in memory after the DBG Reordering, for a synthetic example.

Finally, we note that the DBG algorithm (Listing 1) provides a general framework to understand trade-offs between reducing the cache footprint of hot vertices and preserving graph structure just by varying a number of groups and their degree ranges. Indeed, Table V shows how different skew-aware techniques can be implemented using the DBG algorithm. For example, Hub Clustering can be viewed as an implementation of DBG algorithm with two groups — one containing hot vertices and another one containing cold vertices. Similarly, Sort can be seen as an implementation of DBG algorithm with as many number of groups as many unique degrees a given dataset has. Consequently, for a given unique degree, the associated group contains all vertices having the same degree, effectively sorting vertices by their degree. In general, as the number of groups is increased, the degree range gets narrower and vertex reordering gets finer, causing more disruption to existing structure. Table VI qualitatively compares DBG to prior techniques.

\textbf{V. METHODOLOGY}

\textbf{A. Graph Processing Framework, Applications and Datasets}

For the evaluation, we use Ligra [12], a widely used shared-memory graph processing framework that supports both pull- and push-based computations, including switching from pull to push (and vice versa) at the start of a new iteration. We evaluate various reordering techniques using five iterative graph applications listed in Table VII, on eight graph datasets listed in Table IX, resulting in 40 datapoints for each technique.

We obtained the source code for the graph applications from Ligra [12]. Implementation of the graph applications is unchanged except for an addition of an array to keep a mapping between the vertex ID assignments before and after reordering. The mapping is needed to ensure that root-dependent traversal applications running on the reordered graph datasets use the same root as the baseline execution running on the original graph dataset. We compile the applications using g++6.4 with O3 optimization level on Ubuntu 14.04.1 booted with Linux kernel 4.4.0-96-lowlatency and use OpenMP for parallelization. To utilize memory bandwidth from both sockets, we run every application
TABLE VII: A list of graph applications evaluated in this work.

<table>
<thead>
<tr>
<th>Application</th>
<th>Brief description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Betweenness Centrality (BC)</td>
<td>finds the most central vertices in a graph by using a BFS kernel to count the number of shortest paths passing through each vertex from a given root vertex.</td>
</tr>
<tr>
<td>Single Source Shortest Path (SSSP)</td>
<td>computes shortest distance for vertices in a weighted graph from a given root vertex using the Bellman Ford algorithm.</td>
</tr>
<tr>
<td>Pagerank (PR)</td>
<td>is an iterative algorithm that calculates ranks of vertices based on the number and quality of incoming edges to them [25].</td>
</tr>
<tr>
<td>PageRank-Delta (PRD)</td>
<td>is a faster variant of PageRank in which vertices are active in an iteration only if they have accumulated enough change in their PageRank score.</td>
</tr>
<tr>
<td>Radii Estimation (Radii)</td>
<td>estimates the radius of each vertex by performing multiple parallel BFS’s from a small sample of vertices [26].</td>
</tr>
</tbody>
</table>

TABLE VIII: Properties of graph applications. In addition to the vertex properties, all graph applications require 4 bytes to encode a vertex and 8 bytes to encode an edge.

<table>
<thead>
<tr>
<th>Graph App.</th>
<th>Computation Type</th>
<th>Per-Vertex Property Size (bytes)</th>
<th>Degree Type used for Reordering</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>All Properties</td>
<td>Only Properties with Irregular Accesses</td>
</tr>
<tr>
<td>BC</td>
<td>pull-push</td>
<td>17</td>
<td>8</td>
</tr>
<tr>
<td>SSSP</td>
<td>push-only</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>PR</td>
<td>push-only</td>
<td>20</td>
<td>12</td>
</tr>
<tr>
<td>PRD</td>
<td>push-only</td>
<td>20</td>
<td>8</td>
</tr>
<tr>
<td>Radii</td>
<td>pull-push</td>
<td>20</td>
<td>8</td>
</tr>
</tbody>
</table>

TABLE IX: Properties of the evaluated graph datasets. We empirically label those datasets as structured on which Random Reordering (RV) causes more than 25% slowdown (Fig. 3).

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Vertex Count</th>
<th>Edge Count</th>
<th>Avg. Degree</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Kron (kr) [14]</td>
<td>67M</td>
<td>1,323M</td>
<td>20</td>
<td>Synthetic</td>
</tr>
<tr>
<td>PLD (pl) [28]</td>
<td>43M</td>
<td>623M</td>
<td>15</td>
<td>Real</td>
</tr>
<tr>
<td>Twitter (tw) [29]</td>
<td>62M</td>
<td>1,468M</td>
<td>24</td>
<td>Real</td>
</tr>
<tr>
<td>SD (sd) [28]</td>
<td>95M</td>
<td>1,937M</td>
<td>20</td>
<td>Real</td>
</tr>
<tr>
<td>LiveJournal (lj) [30]</td>
<td>5M</td>
<td>68M</td>
<td>14</td>
<td>Structured</td>
</tr>
<tr>
<td>WikiLinks (wl) [31]</td>
<td>18M</td>
<td>177M</td>
<td>9</td>
<td>Real</td>
</tr>
<tr>
<td>Friendster (fr) [32]</td>
<td>64M</td>
<td>2,147M</td>
<td>35</td>
<td>Structured</td>
</tr>
<tr>
<td>MPI (mp) [33]</td>
<td>53M</td>
<td>1,963M</td>
<td>37</td>
<td>Real</td>
</tr>
</tbody>
</table>

TABLE X: Properties of the no-skew graph datasets. The uni dataset is generated using R-MAT [36] methodology with parameter values of A=B=C=25.

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Vertex Count</th>
<th>Edge Count</th>
<th>Avg. Degree</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Uniform (uni) [34]</td>
<td>50M</td>
<td>1,000M</td>
<td>20.0</td>
<td>Synthetic</td>
</tr>
<tr>
<td>USA Road Network (road) [35]</td>
<td>24M</td>
<td>29M</td>
<td>1.2</td>
<td>Real</td>
</tr>
</tbody>
</table>

run them from eight different root vertices for each input dataset and consider the aggregate runtime over all eight traversals. Finally, we note that the application runtime is relatively stable across executions. For each reported datapoint, coefficient of variation is at most 2.3% for PRD and at most 1.6% for other applications.

C. Reordering Techniques

We evaluate DBG and compare it with all three existing skew-aware techniques described in Sec. III-C (Sort, HubSort [5] and HubCluster [6]) along with Gorder [4] – the state-of-the-art structure-aware reordering technique.

For Gorder, we use the source code available from the authors. As Gorder is only available in a single-thread implementation, while reporting the reordering time of Gorder for a given dataset, we optimistically divide the reordering time by 40 (maximum number of threads supported on the server) to provide a fair comparison with skew-aware techniques whose reordering implementation is fully parallelized.

For DBG, we use 8 groups with the ranges $[32/2, \infty), [16A, 32A), [8A, 16A), [4A, 8A), [2A, 4A), [A, 2A), \{A/2, A\}$ and [0, A/2), where $A$ is the average degree of the graph dataset. Note that we also partition cold vertices into two groups. We evaluate each reordering technique on every combination of graph applications and graph datasets 11 times, and record the average runtime of 10 executions, excluding the timing of the first execution to allow the caches to warm up. We report the speed-up over the entire application runtime (with and without reordering cost) but exclude the graph loading time from the disk. For iterative applications – PR and PRD – we run them until convergence and consider the aggregate runtime over all iterations. For root-dependent traversal applications – SSSP and BC – we

under NUMA interleave memory allocation policy. Table VIII lists various properties for the Ligra implementation of the evaluated graph applications.

B. Evaluation Platform and Methodology

Evaluation is done on a dual-socket server with two Broadwell based Intel Xeon CPU E5-2630 [27], each with 10 cores clocked at 2.2GHz and a 25MB shared LLC. Hyper-threading is kept on, exposing 40 hardware execution contexts across both CPUs. Server has 128GB of DRAM provided by eight DIMMs clocked at 2133MHz. Applications use 40 threads, and the threads are pinned to avoid performance variations due to OS scheduling. To further reduce sources of performance variation, DVFS features are disabled. Finally, Transparent Huge Pages is kept on to reduce TLB misses.

We evaluate each reordering technique on every combination of graph applications and graph datasets 11 times, and record the average runtime of 10 executions, excluding the timing of the first execution to allow the caches to warm up. We report the speed-up over the entire application runtime (with and without reordering cost) but exclude the graph loading time from the disk. For iterative applications – PR and PRD – we run them until convergence and consider the aggregate runtime over all iterations. For root-dependent traversal applications – SSSP and BC – we
to structure preservation. Similarly, on other unstructured datasets, as hot vertices are relatively more scattered in memory (see Table II), the benefit of vertex packing outweighs potential slowdown due to structure disruption. Thus, Sort, despite completely decimating the original graph structure, outperforms HubSort and HubCluster on more than half of the datapoints. Meanwhile, DBG, which also preserves graph structure while reducing the cache footprint of hot vertices, provides higher performance than Sort on more than half of the datapoints.

Overall, DBG provides more than 30% speed-up over the baseline on half of the datapoints. DBG outperforms or matches skew-aware techniques on nearly all datapoints. Over the best performing skew-aware technique, DBG provides the highest performance improvements on the SSSP application, with maximum speed-up of 18.0% on the \texttt{nw} dataset.

Structured datasets exhibit high spatio-temporal locality in their original ordering. Thus, any technique that does not preserve the graph structure is likely to yield only a marginal speed-up, if any. Among skew-aware techniques, DBG provides the highest average speed-up of 6.5% in comparison to -3.7% for Sort, -2.8% for HubSort and 5.3% for HubCluster.

On structured datasets, performance gains from reduction in footprint of hot vertices are negated by disruption in graph structure. Thus, Sort and HubSort, which preserve graph structure the least, cause slowdown (up to 38.4%) on more than half of the datapoints. DBG, in contrast, successfully avoids slowdown on almost all datapoints and causes a marginal slowdown (up to 4.9%) only on 4 datapoints.

2) \textbf{DBG vs Gorder}: Gorder comprehensively analyzes vertex connectivity to improve cache locality whereas DBG reorders vertices solely based on their degrees. Thus, it is expected for Gorder to outperform DBG (and other skew-aware techniques). On average, Gorder yields a speed-up of 31.5% (vs 28.1% for DBG) for unstructured datasets and 6.9% (vs 6.5% for DBG) for structured datasets.

Specifically, difference in speed-ups for DBG and Gorder is very small for datasets \texttt{kr}, \texttt{nw}, \texttt{wl} and \texttt{mp}. These datasets have relatively small clustering coefficient compared to other datasets [37], which makes it difficult for Gorder to approximate suitable vertex ordering. On other datasets, Gorder provides significantly higher speed-ups than any skew-aware techniques. Problematically, Gorder incurs staggering reordering overhead and thus, causes severe slowdowns when accounted for its reordering time (see Sec. VI-D), making it impractical.

3) \textbf{Reordering on No-Skew graphs}: In this section, we evaluate the effect of reordering techniques on graph datasets that have no skew. Skew-aware techniques are not expected to provide significant speed-up for these datasets due to lack of skew in their degree distribution. More importantly, these techniques are also not expected to cause any significant slowdown due to a nearly complete lack of locality in the baseline ordering to begin with.
Fig. 6: Application speed-up (excluding reordering time) for reordering techniques over the baseline with no reordering.

Fig. 7: Effect of reordering techniques on graph datasets having no skew.

Fig. 8 plots Misses Per Kilo Instructions (MPKI) for L1, L2 and L3 cache, measured using hardware performance counters, for the PR application as a representative example.

As L3 cache is significantly larger than L2 cache, L3 MPKI is much lower than L2 MPKI; nonetheless, L3 MPKI is very high for the original ordering, ranging from 56.2 to 82.9 across large datasets (excluding lj and wl).

While all skew-aware techniques target L3 cache, we observe that analyzing the effect of reordering on all three cache levels is necessary to understand application performance. For example, for wl dataset, Sort yields 5.5% reduction in L3 MPKI over the baseline and yet causes a slowdown of 5.1%. In fact, the slowdown is caused by 15.3% and 19.6% increase in L1 and L2 MPKI, respectively.

All skew-aware techniques are generally effective in reducing L3 MPKI on all datasets but lj. On unstructured datasets (the left-most four datasets), all skew-aware techniques reduce L1 and L2 MPKI, with the highest reduction on the sd dataset. Meanwhile, on structured datasets (the right-most four datasets), Sort and HubSort, which do not preserve graph structure, significantly increase L1 and L2 MPKI (increase of 5.7 to 27.6 over original ordering). In contrast, HubCluster and DBG, which largely preserve existing structure, only marginally increase L1 and L2 MPKI (difference of -2.0 to 7.5) on structured datasets.

Results also show that small datasets are not good candidates for skew-aware reordering. For example, on lj and wl datasets, L3 MPKI is relatively small in the original ordering. As these datasets have relatively fewer number of vertices (5M and 18M vertices, respectively), hot vertices are largely cached in L3, even for the original ordering. Consequently, the opportunity to further exploit skew is small.

C. Performance Analysis of Push-dominated Applications

As seen in Fig. 6, all reordering techniques slowdown the PRD application on many datasets, the cause of which can be
attributed to the push-based computation model employed by PRD. In push-based computations, when a vertex pushes an update through the out-edges, it generates scattered or irregular write accesses (as opposed to irregular read accesses in pull-based computations). As different threads may concurrently update the same vertex (true sharing) or update different vertices in the same cache block (false sharing), the push-based model leads to read-write or write-write sharing, hence generating on-chip coherence traffic.

Fig. 9 quantifies coherence traffic on both push-dominated applications – SSSP and PRD. The figure shows the break-up of L2 misses into four categories – L3 Hits (served by L3 without requiring any snoops to other cores), Snoop to other cores within the same socket, Snoops to another socket and off-chip accesses. For the first three categories, data is served by on-chip caches whereas for the last category, data is served from the main memory.

The two push-dominated applications have strikingly different fraction of coherence traffic while processing the datasets with the original ordering (middle two stacked bars in Fig. 9(a)). For SSSP, a relatively small fraction of L2 misses (14.5% for lj and below 9% for other datasets) required snoops whereas for PRD, a considerable fraction of L2 misses (from 26.9% for fr to 69.4% for wl) required snoops.

While processing a vertex using push-based computations, an application pushes updates (writes) to some or all destination vertices of the out-edges. In the case of PRD, it unconditionally pushes an update (i.e., a PageRank score) to all destination vertices while processing a vertex. In contrast, SSSP pushes an update to an out-edge only if it finds a shorter path through that edge. Thus, SSSP has much fewer number of irregular writes, and in turn, less coherence traffic, in comparison to PRD.

Fig. 9(b) shows a similar break-up for SSSP and PRD on the datasets after DBG reordering. For PRD, DBG consistently reduces off-chip accesses (top stacked bar) across datasets, thus, a significantly higher fraction of requests are served by on-chip caches. However, most of these requests (37.8% to 77.0% of L2 misses) incur a snoop latency. For example, for DBG, while processing the pl dataset, 65.4% (vs 49.2% for the original ordering) of L2 misses are served by on-chip caches (bottom three stacked bars combined). However, most of these on-chip hits required snooping to other cores, incurring high access latency. Specifically, only 18.9% (vs 14.8% for the original ordering) of total L2 misses are served without requiring snooping. For most of the datasets, increase in L3 hits (i.e., no snooping) due to DBG is relatively small despite a significant reduction in off-chip accesses, which explains the marginal speed-up for DBG for the PRD application (Fig. 6).

For SSSP, most of the savings in off-chip accesses directly translate to L3 hits (i.e., no snooping) as the application does not exhibit high amount of coherence traffic even in the baseline. Thus, DBG is highly effective on SSSP, despite being dominated by push-based computations.

D. Performance Including Reordering Time

Fig. 10 shows end-to-end application speed-up for different reordering techniques after accounting for the reordering time. Due to space constraints, we show only four datasets (two largest unstructured and two largest structured datasets). Gorder, while more effective at improving application speed-up (Fig. 6), when accounted for its reordering time, causes severe slowdowns (up to 96.5%) across datasets, corroborating prior work [6]. In contrast, all skew-aware
techniques provide a net speed-up on at least some of the datapoints.

DBG outperforms all prior techniques on 17 out of 20 datapoints. DBG provides a net speed-up (up to 31.4%) on 14 out of 20 datapoints, even after accounting for its reordering time. On the remaining 6 datapoints, DBG reduces slowdown when compared to prior techniques, with maximum slowdown of 15.6% for the Radii application on the mp dataset and below 10% for others. In contrast, existing skew-aware techniques cause slowdown of up to 40.2% on half of the datapoints. Overall, DBG is the only technique that yields an average net speed-up (6.2%) by providing high performance while incurring low reordering overhead.

We next study how long it takes to amortize the reordering cost for an iterative application (PR) and a root-dependent traversal application (SSSP).

1) **Amortization point for PR**: The PR application has the largest runtime among all five applications for any given dataset, thus all skew-aware techniques are highly effective for the PR application and yield a net speed-up on all four datasets. Averaging across four datasets for the PR application, DBG outperforms all reordering techniques with 21.2% speed-up vs 15.1% for Sort, 16.3% for HubSort, 11.6% for HubCluster and -41.3% for Gorder.

Table XII lists the minimum number of iterations needed for the PR application to amortize the cost of different reordering techniques. For all four datasets, DBG is quickest in amortizing its reordering time, providing a net speed-up for all four datasets after just 2-5 iterations.

2) **Amortization point for SSSP**: We now evaluate net performance sensitivity to the number of successive graph traversals for different techniques for the SSSP application. The runtime for root-dependent applications depends on the number of traversals (or queries) performed from different roots. The exact number of traversals required depends on the specific use case. Thus, we perform a sensitivity analysis by varying the number of traversals from 1 to 32 in multiples of 8.

As shown in Fig. 11, with the increase in the number of traversals, performance for each technique also increases, as the reordering needs to be applied only once and its cost is amortized over multiple graph traversals. Thus, a single traversal is the worst-case scenario, with all techniques causing slowdown due to their inability to amortize the reordering cost. Of all the techniques, DBG causes the minimum slowdown (20.6% on average vs 27.7% for the next best) and is the quickest in amortizing the reordering cost, providing an average speed-up of 11.5% (vs 2.1% for the next best) with as few as 8 graph traversals.

### VII. Related Work

A significant amount of research has focused on designing high performance software frameworks for graph applications (e.g., [12], [13], [14], [15], [16], [17]). In this section, we highlight the most relevant works that focus on improving cache efficiency for graph applications.

**Graph Slicing**: Researchers have proposed graph slicing that slices the graph in LLC-size partitions and processes one
partition at a time to reduce irregular memory accesses [5], [15], [38]. While generally effective, slicing has two important limitations. First, it requires invasive framework changes to form the slices (which may include replicating vertices to avoid out-of-slice accesses) and manage them at runtime. Secondly, for a given cache size, the number of slices increases with the size of the graph, resulting in greater processing overheads in creating and maintaining partitions for larger graphs. In comparison, DBG only requires a preprocessing pass over the graph dataset to relabel vertex IDs and does not require any change in the graph algorithms.

Traversal Scheduling: A recent work proposed Bounded Depth-First Scheduling (BDFS) to exploit cache locality for graphs exhibiting community structure [37]. However, the software implementation of BDFS introduces significant bookkeeping overheads, causing slowdowns despite improving cache efficiency. To avoid software overheads, the authors propose an accelerator that implements BDFS scheduling in hardware. In comparison, DBG is a software technique that can improve application performance without any additional hardware support.

Hardware Cache Management: Many researchers have proposed domain-agnostic hardware cache management schemes to reduce cache thrashing [39], [40], [41], [42], [43]. These hardware schemes improve cache utilization by keeping high reuse cache blocks in the LLC based on inter-block reuse and thus are orthogonal to DBG (and other skew-aware software techniques) that improve cache block utilization by focusing on intra-block reuse.

A recent work have proposed a domain-specialized cache management scheme for graph analytics [44], which requires hot vertices to be located in a contiguous memory region. DBG is inherently compatible with such a scheme. DBG can also facilitate a wider adoption of such a hardware scheme over more complex reordering techniques such as Gorder (assuming the cost of complex techniques can be tolerated). To achieve this, DBG can be applied after applying Gorder on an original dataset to further reorder vertices, which results in a vertex order that retains most of the Gorder ordering while also segregating hot vertices in a contiguous region. The combined reordering retains most of the performance of Gorder due to its structure preserving property (e.g., Gorder+DBG achieves 17.2% average application speed-up across 40 datapoints vs 18.6% for Gorder alone), while making dataset compatible with such a hardware scheme to gain further performance improvement.

VIII. Future Work

We believe that there are two potential future research directions for the wider domain of vertex reordering in the context of graph generation and dynamic graphs.

A. Integrating Reordering Techniques with Graph Generation

In this work, we assumed that the graph datasets are readily available and thus assumed that spatio-temporal locality in real-world datasets (specifically for the structured datasets) exist without any overhead. In practice, such ordering may be a positive side effect of dataset generation algorithm (e.g., crawling webpages in certain order) or it may have been achieved by post-processing a dataset (e.g., graph datasets available from The Laboratory for Web Algorithmics have been ordered with the Layered Label Propagation technique [45]). Thus, there exist an opportunity to integrate skew-aware reordering techniques with the dataset generation process in order to avoid regenerating CSR-like structure post reordering, which dominates the reordering cost. At the very least, cost of reordering should be compared to the cost of a post-processing technique used over the raw dataset to understand the cost-benefit trade-offs of techniques from different domains.

B. Amortizing Reordering Costs on Dynamic Graphs

In this work, we assumed that graphs are static and thus, have evaluated a net speed-up conservatively assuming only one graph application (or query) over the reordered dataset (Fig. 10). In practice, a graph may evolve over time and a stream of graph updates (i.e., addition or removal of vertices or edges) are interleaved with graph-analytic queries. For such a deployment, graph reordering may provide an even greater benefit as the reordering cost can be amortized not only over multiple graph traversals of a single query, but also over multiple graph queries. Intuitively, addition or removal of some vertices or edges in a large graph would not lead to a drastic change in the degree distribution, and thus unlikely to change which vertices are classified hot in a short time window. Therefore, reordering techniques may need to be re-applied at large periodic intervals (i.e., after a series of updates has been made to a graph) to improve cache behavior, amortizing the cost of reordering over multiple graph queries performed in a given interval.

IX. Conclusion

In this work, we study skew-aware reordering techniques that seek to improve cache efficiency for graph analytics. Our work demonstrates the inherent tension between reducing the cache footprint of hot vertices and preserving original graph structure, which limits the effectiveness of existing skew-aware reordering techniques. To overcome the limitations of existing techniques, we propose Degree-Based Grouping (DBG), a novel lightweight reordering technique that employs coarse-grain reordering to preserve graph structure while reducing the cache footprint of hot vertices. DBG outperforms all existing skew-aware techniques, yielding an average speed-up of 16.8% vs 11.6% for the best-performing skew-aware technique.

Acknowledgment

We thank Artemiy Margaritov, Amna Shahab and the anonymous reviewers for their valuable feedback on an earlier draft of this work. This work was supported in part by a research grant from Oracle Labs.